1, 2 and 4-Channel Low Capacitance **ESD Protection Arrays**

Product Description

The CM1213A family of diode arrays has been designed to provide ESD protection for electronic components or subsystems requiring minimal capacitive loading. These devices are ideal for protecting systems with high data and clock rates or for circuits requiring low capacitive loading. Each ESD channel consists of a pair of diodes in series which steer the positive or negative ESD current pulse to either the positive (V_P) or negative (V_N) supply rail. A Zener diode is embedded between VP and VN, offering two advantages. First, it protects the V_{CC} rail against ESD strikes, and second, it eliminates the need for a bypass capacitor that would otherwise be needed for absorbing positive ESD strikes to ground. The CM1213A will protect against ESD pulses up to 8 kV per the IEC 61000-4-2 standard.

These devices are particularly well-suited for protecting systems using high-speed ports such as USB 2.0, IEEE1394 (Firewire[®], iLink™), Serial ATA, DVI, HDMI and corresponding ports in removable storage, digital camcorders, DVD-RW drives and other applications where extremely low loading capacitance with ESD protection are required in a small package footprint.

Features

- One, Two, and Four Channels of ESD Protection Note: For 6 and 8-channel Devices, See the CM1213 Datasheet
- Provides ESD Protection to IEC61000-4-2 Level 4
 - ±8 kV Contact Discharge
- Low Channel Input Capacitance of 0.85 pF Typical
- Minimal Capacitance Change with Temperature and Voltage
- Channel Input Capacitance Matching of 0.02 pF Typical is Ideal for Differential Dignals
- Zener Diode Protects Supply Rail and Eliminates the Need for External By-pass Capacitors
- Each I/O Pin Can Withstand Over 1000 ESD Strikes*
- These Devices are Pb-Free and are RoHS Compliant

Applications

- USB2.0 Ports at 480 Mbps in Desktop PCs, Notebooks and Peripherals
- IEEE1394 Firewire[®] Ports at 400 Mbps / 800 Mbps
- DVI Ports, HDMI Ports in Notebooks, Set Top Boxes, Digital TVs, LCD Displays
- Serial ATA Ports in Desktop PCs and Hard Disk Drives
- PCI Express Ports
- General Purpose High-Speed Data Line ESD Protection



ON Semiconductor®

http://onsemi.com







SOT143 SR SUFFIX CASE 527AF





SO SUFFIX CASE 527AH



SOT23-6 **SO SUFFIX** CASE 527AJ




SC70-6 S7 SUFFIX CASE 419AD



MSOP-10 **MR SUFFIX** CASE 846AE

MARKING DIAGRAM





XXX = Specific Device Code = Date Code M

= Pb-Free Package

(Note: Microdot may be in either location)


ORDERING INFORMATION


Device	Package	Shipping [†]
CM1213A-01SO	SOT23-3 (Pb-Free)	3000/Tape & Reel
CM1213A-02SR	SOT143-4 (Pb-Free)	3000/Tape & Reel
CM1213A-02SO	SOT23-5 (Pb-Free)	3000/Tape & Reel
CM1213A-04SO	SOT23-6 (Pb-Free)	3000/Tape & Reel
CM1213A-04S7	SC70-6 (Pb-Free)	3000/Tape & Reel
CM1213A-04MR	MSOP-10 (Pb-Free)	4000/Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

^{*}Standard test condition is IEC61000-4-2 level 4 test circuit with each pin subjected to ±8 kV contact discharge for 1000 pulses. Discharges are timed at 1 second intervals and all 1000 strikes are completed in one continuous test run. The part is then subjected to standard production test to verify that all of the tested parameters are within spec after the 1000 strikes.

BLOCK DIAGRAM








Table 1. PIN DESCRIPTIONS

1-0	1-Channel, 3-Lead SOT23-3 Package (CM1213A-01SO)				
Pin	Pin Name Type Description				
1	CH1	I/O	ESD Channel		
2	V _P	PWR Positive voltage supply rail			
3	V _N	GND	Negative voltage supply rail		


2-0	2-Channel, 4-Lead SOT143-4 Package (CM1213A-02SR)				
Pin	Pin Name Type Description		Description		
1	V _N	GND	Negative voltage supply rail		
2	CH1	I/O	ESD Channel		
3	CH2	I/O	ESD Channel		
4	V _P	PWR	Positive voltage supply rail		


2-0	2-Channel, 5-Lead SOT23-5 Package (CM1213A-02SO)			
Pin	Pin Name Type		Description	
1	NC	-	No Connect	
2	V _N	GND	Negative voltage supply rail	
3	CH1	I/O	ESD Channel	
4	CH2	I/O	ESD Channel	
5	V _P	PWR	Positive voltage supply rail	


	4-Channel, 6-Lead SOT23-6 (CM1213A-04SO) and SC70-6 (CM1213A-04s7)			
Pin	Pin Name Type Description			
1	CH1	I/O	ESD Channel	
2	V _N	GND	Negative voltage supply rail	
3	CH2	I/O	ESD Channel	
4	СНЗ	I/O	ESD Channel	
5	V _P	PWR	Positive voltage supply rail	
6	CH4	I/O	ESD Channel	


4-C	4-Channel, 10-Lead MSOP-10 Package (CM1213A04MR)				
Pin	Name	Туре	Description		
1	CH1	I/O	ESD Channel		
2	NC	-	No Connect		
3	V _P	PWR	Positive voltage supply rail		
4	CH2	I/O	ESD Channel		
5	NC	-	No Connect		
6	СНЗ	I/O	ESD Channel		
7	NC	-	No Connect		
8	V _N	GND	Negative voltage supply rail		
9	CH4	I/O	ESD Channel		
10	NC	-	No Connect		


PACKAGE / PINOUT DIAGRAMS














SPECIFICATIONS

Table 2. ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Units
Operating Supply Voltage (V _P – V _N)	6.0	V
Operating Temperature Range	-40 to +85	°C
Storage Temperature Range	-65 to +150	°C
DC Voltage at any channel input	(V _N – 0.5) to (V _P + 0.5)	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 3. STANDARD OPERATING CONDITIONS

Parameter	Rating	Units
Operating Temperature Range	-40 to +85	°C
Package Power Rating SOT23-3, SOT143-4, SOT23-5, SOT23-6, and SC70-6 Packages MSOP-10 Package	225 400	mW

Table 4. ELECTRICAL OPERATING CHARACTERISTICS (Note1)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _P	Operating Supply Voltage (V _P -V _N)			3.3	5.5	V
I _P	Operating Supply Current	$(V_P - V_N) = 3.3 \text{ V}$			8.0	μΑ
V _F	Diode Forward Voltage Top Diode Bottom Diode	I _F = 8 mA; T _A = 25°C	0.60 0.60	0.80 0.80	0.95 0.95	V
I _{LEAK}	Channel Leakage Current	$T_A = 25^{\circ}C; V_P = 5 V, V_N = 0 V$		0.1	1.0	μΑ
C _{IN}	Channel Input Capacitance	At 1 MHz, $V_P = 3.3 \text{ V}$, $V_N = 0 \text{ V}$, $V_{IN} = 1.65 \text{ V}$ (Note 2)		0.85	1.2	pF
ΔC _{IN}	Channel Input Capacitance Matching	At 1 MHz, $V_P = 3.3 \text{ V}$, $V_N = 0 \text{ V}$, $V_{IN} = 1.65 \text{ V}$ (Note 2)		0.02		pF
V _{ESD}	ESD Protection – Peak Discharge Voltage at any channel input, in system Contact discharge per IEC 61000-4-2 standard	T _A = 25°C (Notes 2, 3, and 4)	8			kV
V _{CL}	Channel Clamp Voltage Positive Transients Negative Transients	$T_A = 25^{\circ}C$, $I_{PP} = 1A$, $t_P = 8/20 \ \mu S$ (Notes 2 and 4)		+10 -1.7		V
R _{DYN}	Dynamic Resistance Positive Transients Negative Transients	I _{PP} = 1A, t _P = 8/20 μS Any I/O pin to Ground (Notes 2 and 4)		0.9 0.5		Ω

^{1.} All parameters specified at $T_A = -40^{\circ}\text{C}$ to +85°C unless otherwise noted. 2. Standard IEC 61000-4-2 with $C_{Discharge} = 150$ pF, $R_{Discharge} = 330$ Ω , $V_P = 3.3$ V, V_N grounded. 3. These measurements performed with no external capacitor on V_P (V_P floating).

PERFORMANCE INFORMATION

Input Channel Capacitance Performance Curves




Figure 1. Typical Variation of C $_{IN}$ vs. V_{IN} (f = 1 MHz, V_P = 3.3 V, V_N = 0 V, 0.1 μF Chip Capacitor between V_P and V_N , 25°C)




Figure 2. Typical Variation of C_{IN} vs. Temp (f = 1 MHz, V_{IN} = 30 mV, V_P = 3.3 V, V_N = 0 V, 0.1 μ F Chip Capacitor between V_P and V_N)

PERFORMANCE INFORMATION (Cont'd)

Typical Filter Performance (nominal conditions unless specified otherwise, 50 Ohm Environment)




Figure 3. Insertion Loss (S21) vs. Frequency (0 V DC Bias, V_P=3.3 V)




Figure 4. Insertion Loss (S21) vs. Frequency (2.5 V DC Bias, V_P=3.3 V)

APPLICATION INFORMATION

Design Considerations

In order to realize the maximum protection against ESD pulses, care must be taken in the PCB layout to minimize parasitic series inductances on the Supply/Ground rails as well as the signal trace segment between the signal input (typically a connector) and the ESD protection device. Refer to Application of Positive ESD Pulse between Input Channel and Ground, which illustrates an example of a positive ESD pulse striking an input channel. The parasitic series inductance back to the power supply is represented by L_1 and L_2 . The voltage $V_{\rm CL}$ on the line being protected is:

$$V_{CL}$$
 = Fwd Voltage Drop of $D_1 + V_{SUPPLY} + L_1 \times d(I_{ESD}) / dt + L_2 \times d(I_{ESD}) / dt$

where I_{ESD} is the ESD current pulse, and V_{SUPPLY} is the positive supply voltage.

An ESD current pulse can rise from zero to its peak value in a very short time. As an example, a level 4 contact discharge per the IEC61000–4–2 standard results in a current pulse that rises from zero to 30 Amps in 1 ns. Here $d(I_{ESD})/dt$ can be approximated by $\Delta I_{ESD}/\Delta t$, or $30/(1x10^{-9})$. So just 10 nH of series inductance (L₁ and L₂ combined) will lead to a 300 V increment in V_{CL} !

Similarly for negative ESD pulses, parasitic series inductance from the V_N pin to the ground rail will lead to drastically increased negative voltage on the line being protected.

The CM1213A has an integrated Zener diode between V_P and V_N . This greatly reduces the effect of supply rail inductance L_2 on V_{CL} by clamping V_P at the breakdown voltage of the Zener diode. However, for the lowest possible V_{CL} , especially when V_P is biased at a voltage significantly below the Zener breakdown voltage, it is recommended that a 0.22 μF ceramic chip capacitor be connected between V_P and the ground plane.

As a general rule, the ESD Protection Array should be located as close as possible to the point of entry of expected electrostatic discharges. The power supply bypass capacitor mentioned above should be as close to the V_P pin of the Protection Array as possible, with minimum PCB trace lengths to the power supply, ground planes and between the signal input and the ESD device to minimize stray series inductance.

Additional Information

See also ON Semiconductor Application Note "Design Considerations for ESD Protection", in the Applications section.






Figure 5. Application of Positive ESD Pulse between Input Channel and Ground


PACKAGE DIMENSIONS

SOT-23 3-Lead CASE 527AG-01 ISSUE O



SYMBOL	MIN	NOM	MAX
А	0.89		1.12
A1	0.013		0.10
b	0.37		0.50
С	0.085		0.18
D	2.80		3.04
Е	2.10		2.64
E1	1.20		1.40
е		0.95 BSC	
e1	1.90 BSC		
L	0.40 REF		
L1	0.54 REF		
θ	0°		8°





END VIEW


SIDE VIEW

Notes:


- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC TO-236.


PACKAGE DIMENSIONS

SOT-143, 4 Lead CASE 527AF-01 ISSUE A




TOP VIEW





SIDE VIEW




END VIEW

Notes


- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC TO-253.


PACKAGE DIMENSIONS

SOT-23, 5 Lead CASE 527AH-01 ISSUE O



TOP VIEW






SIDE VIEW

Notes:


- (1) All dimensions in millimeters. Angles in degrees.
- (2) Complies with JEDEC standard MO-178.



END VIEW

PACKAGE DIMENSIONS

SOT-23, 6 Lead CASE 527AJ-01 ISSUE A



C SEATING PLANE


SIDE VIEW

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DATUM C IS THE SEATING PLANE.

	MILLIMETERS		
DIM	MIN	MAX	
Α	-	1.45	
A1	0.00	0.15	
A2	0.90	1.30	
b	0.20	0.50	
С	0.08	0.26	
D	2.70	3.00	
Е	2.50	3.10	
E1	1.30	1.80	
е	0.95 BSC		
L	0.20	0.60	
L2	0.25 BSC		

RECOMMENDED SOLDERING FOOTPRINT*

END VIEW




DIMENSIONS: MILLIMETERS


^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS


SC-88 (SC-70 6 Lead), 1.25x2 CASE 419AD-01 ISSUE A




TOP VIEW



SIDE VIEW






END VIEW

Notes:

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MO-203.

PACKAGE DIMENSIONS

MSOP 10, 3x3 CASE 846AE-01 **ISSUE O**



FireWire is a registered trademark of Apple Computer, Inc. iLink is a trademark of S. J. Electro Systems, Inc.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative